Improving a nonenumerative method to estimate path delay fault coverage

نویسندگان

  • Keerthi Heragu
  • Vishwani D. Agrawal
  • Michael L. Bushnell
  • Janak H. Patel
چکیده

A recently proposed method obtains path delay fault coverages by estimating the count of the number of tested faults instead of actually enumerating them. The estimate become pessimistic when several paths share a set of lines. In this communication, we present a continuum of improved approximations for the counting method, approaching exact fault simulation, to allow trade-o s between accuracy and complexity. Higher accuracy is obtained at the expense of CPU time. We propose the use of ags corresponding to xed-length path-segments. A ag indicates whether or not the segment has been included in a previously detected path fault. A path fault, detected by a pair of vectors, is counted as a new detection only if it includes at least one segment not included in any previously tested path fault. The results show that as the length of segments is increased, the accuracy approaches close to that of the exact fault simulation even with small segment lengths.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On-Line Pruning of ZBDD for Path Delay Fault Coverage Calculation

Zero-suppressed BDDs (ZBDDs) have been used in the nonenumerative path delay fault (PDF) grading of VLSI circuits. One basic and one cut-based grading algorithm are proposed to grade circuits with polynomial and exponential number of PDFs, respectively. In this article, we present a new ZBDD-based basic PDF grading algorithm to enable grading of some circuits with exponential number of PDFs wit...

متن کامل

Improving accuracy in path delay fault coverage estimation

A recently published method computes path delay fault coverage from the count of the number of path faults newly sensitized by a simulated vector pair. Such an estimate is pessimistic since several paths may share a set of lines. In this paper, we present a continuum of approximate methods, approaching exact fault simulation, for a tradeoo between accuracy and complexity. Higher accuracy is obt...

متن کامل

A non-enumerative path delay fault simulator for sequential circuits

W e extend the path status graph (PSG) method of delay faul t simulation to sequential circuits. By devising a layered PSG and restricting the number of timeframes over which a fault mus t be detected, we preserve the non-enumerative nature of the simulation algorithm. T h e program is capable of simulating a wide variety of circuits (synchronous, asynchronous, multiple-clock and tri-state logi...

متن کامل

An Ecient P Ath Delay F Ault Coverage Estimator

|We propose a linear complexity method to estimate robust path delay fault coverage in digital circuits. We adopt a path counting scheme for a true-value simulator that uses ags for each signal line. These ags determine the new path delay faults detected by the simulated vector pair. Experimental results are presented to show the e ectiveness of the method in estimating path delay fault coverage.

متن کامل

False-Path Removal Using Delay Fault Simulation

Some false paths are caused by redundant stuck-at faults. Removal of those stuck-at faults automatically eliminates such false paths f r o m the circuit. However, there are other false paths that are not associated with any redundant stuck-at fault. All links of such a false path are shared with other testable paths. W e focus o n the elimination of this type of false paths. W e use a nonenumer...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. on CAD of Integrated Circuits and Systems

دوره 16  شماره 

صفحات  -

تاریخ انتشار 1997